Abstract: A low-power low-phase-noise K-band CMOS VCO with dual negative conductance (!G m ) structure for class-AB operation is proposed in this paper. By utilizing the dual !G m structure, the negative conductance of the K-band VCO is effectively enhanced. Therefore, the severe startup condition for the K-band CMOS VCO can be alleviated, leading to reduced dc power consumption. Moreover, VCO cores operating in class-AB region exhibit enlarged voltage swings, resulting in an improved VCO phase noise. Based on the proposed architecture, the fabricated 0.18-µm CMOS VCO cores consume total 5.4-mW low dc power at 1.2-V supply voltage. At this bias condition, the measured phase noise is !106.15 dBc/Hz at 1-MHz offset from a 22.1-GHz carrier, the tuning range is 9.8%, and the output power is !7.1 dBm. Compared to the recently published K-band 0.18-µm CMOS VCOs, this work achieves low dc power consumption, low phase noise, and superior figure-of-merit (FOM).
Introduction
Because of the high-data-rate wireless communication in K band, the voltagecontrolled oscillators with operation frequencies in K band were reported [1, 2, 3, 4, 5, 6] . In [7] , a class-B VCO is designed to startup a class-C oscillator. However, it requires a 1.5-V high supply voltage and 18-mA large current consumption for the hybrid class-B/class-C VCO in 55-nm CMOS, leading to a considerable dc power dissipation of 27 mW. In this work, the VCO with a dual ÀG m structure achieves the 5.4-mW low dc power consumption while the phase noise is !106.15 dBc/Hz at 1-MHz offset from a 22.1-GHz carrier.
Circuit design
In [8] , the BiCMOS VCO consists of two parallel cross-coupled pairs, as shown in Fig. 1 . The BJT cross-coupled pair operating in the class AB region is used to minimize the 1=f 2 noise contribution and ensure sufficient g m at millimeter wave frequencies. Moreover, the NMOS cross-coupled pair in Fig. 1 operating in the class B region is used to maintain the target output swing.
However, for CMOS VCOs in K band, the regular cross-coupled CMOS VCOs have to increase the supply voltages, dc power consumption, and MOSFET device sizes to overcome the severe startup conditions. In order to alleviate the difficulties, two negative-conductance generators (ÀG m12 and ÀG m34 ) are constructed in parallel to enhance the overall ÀG m , as shown in Fig. 2 . In addition, the dual ÀG m structure are designed with class-AB operation for large voltage swings. . 2 shows the schematic of the proposed K-band VCO with a dual ÀG m structure operating in class-AB region. As can be seen from this figure, the dual ÀG m structure is composed of two negative-conductance generators (ÀG m12 and ÀG m34 ). Each generator is constructed by two MOSFETs, forming a cross-coupled pair and operating in saturation region. Moreover, the gate biases of the MOSFETs (M 1 , M 2 , M 3 , and M 4 ) are around 0.9 V to 1.0 V, which are higher than the 0.53-V threshold voltage of MOSFETs.
To gain more insight into the proposed VCO, the block diagram of the VCO with a dual ÀG m structure is illustrated in Fig. 3 . The admittances of the system are written as 
where Y 12 and Y 34 are the admittances of the cross-coupled pairs (
, ÀG m12 and ÀG m34 are the negative conductances, and B 12 and B 34 are the susceptances. Fig. 4 (a) shows the simulated and calculated negative conductances of the input admittance (Y IN,tot ) various frequency. From this figure, it is observed that the negative conductances of the VCO cores (M 1 -M 2 , M 3 -M 4 ) are 1.08 mS and 1.25 mS at 24 GHz, respectively. To enhance the negative conductance, the dual ÀG m structure in Fig. 2 is adopted in this work. From the depicted block diagram of the presented VCO with dual ÀG m structure in Fig. 3 , the total input admittance (Y IN,tot ) can be formulated as
Consider the real part and imaginary of the Y IN,tot , it yields 
From formula (4), it is observed that the overall negative conductance (G m;tot ) can be effectively enhanced due to the ÀðG m12 þ G m34 Þ. From  Fig. 4(a) , it is also observed that the improved negative conductance due to the dual ÀG m structure is about 2 times of the VCO core (M 1 -M 2 ) or VCO core (M 3 -M 4 ). Fig. 4(b) shows the simulated and calculated imaginary part of the input admittance (Y IN,tot ).
Measured results
Fig . 5 shows the microphotograph of the fabricated VCO with a chip size of 0:735 Â 0:91 mm 2 including the testing pads. To evaluate the high-frequency performance, the output spectrum and phase noise were characterized by a 26.5-GHz spectrum analyzer. On-wafer probing was used to test the VCO performance. The losses of the experimental setups were de-embedded and calibrated in the measurement results.
While operating at the supply voltage (V DD ) of 1.2 V, the VCO cores (M 1 -M 2 , M 3 -M 4 ) consumes total 5.4 mW. Fig. 6 shows the characterized oscillation frequency. While sweeping the controlled voltage (V ctrl ) from 0 V to 1.8 V, the measured operation frequency is from 22.11 GHz to 24.39 GHz, exhibiting a tuning range of 9.8%. Fig. 7 shows the characterized VCO output power. It is observed that the output power is larger than !7.1 dBm covering the tuning frequency. At this bias condition, the measured phase noise is !106.15 dBc/ Hz at 1-MHz offset from the 22.1-GHz carrier, as shown in Fig. 8 . To consider the relationship between the supply voltages and the VCO performance, the measured VCO phase noise and frequency with respect to supply voltage (Vdd) from 0.9 V to 1.4 V are shown in Figs. 8 and 9 , respectively. Moreover, the measured VCO performances with respect to supply voltage are shown in Table I . From this table, it is observed that the dc power consumption ranges from 2.7 mW to 7.7 mW, tuning range ranges from 9.2% to 10.33%, phase noise ranges from !87.85 dBc/Hz to !106.15 dBc/Hz, and FOM ranges from !170.4 dBc/Hz to !185.7 dBc/Hz. It is also indicated that the VCO operating at 1.2-V supply voltage can achieve the best FOM of !185.7 dBc/Hz. Table II lists the circuit parameters for the proposed VCO. Table III summarizes the measured performance of this VCO and compared to the recently published 0.18-µm CMOS VCOs in K band. It is indicated that this VCO can simultaneously achieve the measured low dc power consumption of 5.4 mW and low phase noise of !106.15 dBc/Hz. In addition, it is observed that the proposed VCO exhibits the superior FOM of !185.7 dBc/Hz. 
Conclusion
A K-band 0.18-µm CMOS VCO with the dual ÀG m structure for low dc power and low phase noise is proposed, and it has been successfully demonstrated. By adopting dual VCO cores (M 1 -M 2 , M 3 -M 4 ), the startup condition of the K-band CMOS VCO can be effectively alleviated. Moreover, the CMOS VCO with a class-AB operation can achieve large voltage swings, leading to an improved phase. According to the experimental results, this work demonstrates the measured 5.4-mW low dc power dissipation, !7.1-dBm high output power, !106.15-dBc/Hz low phase noise, and !185.7-dBc/Hz superior FOM.
